

# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

| APPLICATION NO.   | FILING DATE     | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO.        | CONFIRMATION NO. |  |
|---|-----------------|----------------------|----------------------------|------------------|--|
| 10/618,020  | 07/14/2003      | Fumihiko Sano        | Fumihiko Sano 240306US2 40 |                  |  |
| 22850   | 7590 08/13/2004 | EXAMINER             |                            |                  |  |
| OBLON, SPIVAK, MCCLELLAND, MAIER & NEUSTADT, P.C.<br>1940 DUKE STREET<br>ALEXANDRIA, VA 22314 |                 |                      | HUYNH, ANDY                |                  |  |
|   |                 |                      | ART UNIT                   | PAPER NUMBER     |  |
|   |                 | 2818                 |                            |                  |  |
|   |                 |                      | DATE MAILED: 08/13/2004    |                  |  |

Please find below and/or attached an Office communication concerning this application or proceeding.

|   |  | A  | NI   | A 15 4/ - \  | <u>a</u> n |  |  |
|---|--|--|--|--|------------|--|--|
|   |  | Application  |  | Applicant(s)   |            |  |  |
| Office Action Summary                         |  | 10/618,02  | 0  | SANO, FUMIHIKO   |            |  |  |
|   |  | Examiner   | •  | Art Unit   |            |  |  |
|   |  | Andy Huy   |  | 2818   |            |  |  |
| Period fo                                     | The MAILING DATE of this communication a<br>or Reply   | ppears on the  | cover sneet with the   | correspondence address   |            |  |  |
| THE - Exte after - If the - If NO - Failt Any | MAILING DATE OF THIS COMMUNICATION on sions of time may be available under the provisions of 37 CFR of SIX (6) MONTHS from the mailing date of this communication. e period for reply specified above is less than thirty (30) days, a reduction of the provision of                                  | N. 1.136(a). In no eve eply within the statu od will apply and wil ute, cause the appl | nt, however, may a reply be ti<br>tory minimum of thirty (30) da<br>I expire SIX (6) MONTHS fron<br>ication to become ABANDONI | mely filed ys will be considered timely. n the mailing date of this communicat ED (35 U.S.C. § 133). | tion.      |  |  |
| Status  |  |  |  |  |            |  |  |
| 1)⊠   | Responsive to communication(s) filed on 09   | July 2004.   |  |  |            |  |  |
| 2a)□  |  | nis action is n  | on-final.  |  |            |  |  |
| 3)□   | 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is   |  |  |  |            |  |  |
|   | closed in accordance with the practice under   | r Ex parte Qu  | <i>ayl</i> e, 1935 C.D. 11, 4  | 53 O.G. 213.   |            |  |  |
| Disposit                                      | ion of Claims  |  |  |  |            |  |  |
| 5)□<br>6)⊠                                    | Claim(s) <u>1-24</u> is/are pending in the application 4a) Of the above claim(s) <u>13-24</u> is/are withdrest Claim(s) <u>is/are allowed</u> .  Claim(s) <u>1-5 and 7-11</u> is/are rejected.  Claim(s) <u>6 and 12</u> is/are objected to.  Claim(s) <u>are subject to restriction and the striction and the stricti</u> | awn from con   |  |  |            |  |  |
| Applicat                                      | ion Papers   |  |  |  | •          |  |  |
| 10)⊠  | The specification is objected to by the Examination The drawing(s) filed on <u>14 July 2003</u> is/are: Applicant may not request that any objection to the Replacement drawing sheet(s) including the correction of the oath or declaration is objected to by the   | a) accepted<br>ne drawing(s) b<br>ection is require                                    | e held in abeyance. Seed if the drawing(s) is ol   | ee 37 CFR 1.85(a).<br>ojected to. See 37 CFR 1.121   |            |  |  |
| Priority                                      | under 35 U.S.C. § 119  |  |  |  |            |  |  |
| a)  | Acknowledgment is made of a claim for foreign All b) Some * c) None of:  1. Certified copies of the priority docume 2. Certified copies of the priority docume 3. Copies of the certified copies of the priority docume application from the International Bure See the attached detailed Office action for a li   | ents have bee<br>ents have bee<br>riority docume<br>eau (PCT Rule                      | n received.<br>n received in Applica<br>ents have been receive<br>17.2(a)).  | tion No<br>red in this National Stage  |            |  |  |
| 2) Notice 3) Infor                            | nt(s) ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTO-948) rmation Disclosure Statement(s) (PTO-1449 or PTO/SB/0 er No(s)/Mail Date <u>07/14/03</u> .   | 08)  | 4) Interview Summar Paper No(s)/Mail D 5) Notice of Informal 6) Other:   |  |            |  |  |

Application/Control Number: 10/618,020

Art Unit: 2818

#### **DETAILED ACTION**

#### Election/Restrictions

In the Response to the Restriction Requirement dated July 9, 2004, Applicant has elected without traverse Group I, claims 1-12, drawn to a device is acknowledged.

Accordingly, claims 13-24 are withdrawn from consideration as being directed to a non-elected invention. See 37 CFR 35 § 1.142(b) and MPEP § 821.03. Applicant has the right to file a divisional application covering the subject matter of the non-elected claims 13-24, drawn to a method.

#### **Priority**

Receipt is acknowledged of papers submitted under 35 U.S.C. 119(a)-(d), which papers have been placed of record in the file on July 14, 2003.

## Information Disclosure Statement

This office acknowledges receipt of the following items from the applicant: Information Disclosure Statement (IDS) filed on July 14, 2003. The references cited on the PTOL 1449 form have been considered.

### Claim Objections

Claim 7 is objected to because of the following reasons.

In line 2, "a metal electrode on one side" should read –a metal electrode on one side of an MIM structure capacitor--, in line 5, "a metal electrode on the other side"

Art Unit: 2818

should read –a metal electrode on the other side of the MIM structure capacitor—, and in lines 8-9, "... said metal electrode on one side" should read –said metal electrode on one side of the MIM structure capacitor.

# Claim Rejections - 35 U.S.C. § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1-5 and 7-11 are rejected under 35 U.S.C. 102(b) as being anticipated by Emma et al. (USP: 6,285,050 hereinafter referred to as "Emma").

Regarding claim 1, Emma discloses in Figs. 2 and 3b and corresponding texts as set forth in column 3, line 31-column 5, line 16, a semiconductor integrated circuit device/a thin film capacitor comprises an MIM structure capacitor (321, 323, 325, 323', 327) connected between a power source potential electrode wiring (VDD, 329, 118, M2, M3) and a ground potential electrode wiring (GND, 329, 118, M3, M4) each via at least one interlayer connection wiring (329).

Regarding claims 2 and 8, Emma discloses in Figs. 2 and 3b, the semiconductor integrated circuit device wherein a metal electrode (321) on one side of said MIM

Application/Control Number: 10/618,020

Art Unit: 2818

structure capacitor is connected to said power source potential electrode wiring via two or more interlayer connection wirings (118, 329) and at least one metal wiring layer (M3).

Regarding claims 3 and 9, Emma discloses in Figs. 2 and 3b, the semiconductor integrated circuit device wherein a metal electrode (327) on the other side of said MIM structure capacitor is connected to said ground potential electrode wiring via two or more interlayer connection wirings (118, 329) and at least one metal wiring layer (M4).

Regarding claims 4 and 10, Emma discloses in Figs. 2 and 3b, the semiconductor integrated circuit device wherein said power source potential electrode wiring and said ground potential electrode wiring are adjacent to each other via an insulation film (129).

Regarding claims 5 and 11, Emma discloses in Figs. 2 and 3b, the semiconductor integrated circuit device wherein said power source potential electrode wiring is a power source potential electrode pad to which a power source potential is supplied and an external wiring is connected, and said ground potential electrode wiring is a ground potential electrode pad which is grounded and to which an external wiring is connected.

Regarding claim 7, Emma discloses in Figs. 2 and 3b and corresponding texts as set forth in column 3, line 31-column 5, line 16, a semiconductor integrated circuit device/a thin film capacitor comprises:

Application/Control Number: 10/618,020

Art Unit: 2818

a metal electrode (321) on one side connected to a power source potential electrode wiring (VDD, 329, 118, M2, M3) via at least one interlayer connection wiring (329);

a metal electrode (327) on the other side connected to a ground potential electrode wiring (GND, 329, 118, M3, M4) via at least one interlayer connection wiring (329); and an insulation dielectric (323,325, 323') sandwiched by said metal electrode on one side and said metal electrode on the other side.

### Allowable Subject Matter

Claims 6 and 12 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims, since the prior made of record and considered pertinent to the applicant's disclosure does not teach or suggest the claimed limitations.

Emma fails to teach the claimed limitation the semiconductor integrated circuit device where the power source potential electrode wiring is a loop-shaped power source potential electrode wiring which is formed in a loop shape around a semiconductor integrated circuit body and to which a power source potential is supplied, and the ground potential electrode wiring is a loop-shaped ground potential electrode wiring which is formed in a loop shape around the semiconductor integrated circuit body and is grounded.

Page 6

Art Unit: 2818

### Conclusion

A shortened statutory period for response to this action is set to expire 3 (three) months and 0 (zero) day from the day of this letter. Failure to respond within the period for response will cause the application to become abandoned (see M.P.E.P 710.02(b)).

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Andy Huynh, (571) 272-1781. The examiner can normally be reached on Monday-Friday from 8:30 AM to 5:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, David Nelms can be reached on (571) 272-1787. The Fax number for the organization where this application or proceeding is assigned is (703) 872-9306.

Any inquiry of a general nature or relating to the -status of this application or proceeding should be directed to the receptionist whose phone number is (703) 308-0956.

ah

July 30, 2004

Andy Huynh

andy Kuy Q

Patent Examiner